1. D.A. Johns and K. Martin, Analog integrated circuit Design. New York, Wiley, 1997.
2. C. Enz and G.C. Temes, “Circuit techniques for reducing the effects of op-amp imperfections. Autozeroing, Correlated double sampling, and chopper stalization,” Proc. IEEE, vol. 84, No. 11, PP. 1584-1614, Nov. 1996.
3. R. Gregorian and G.C.Temes, Analog MOS Integrated Circuits for signal processing. New York. Wiley, 1986, Sec 7.4
4. R. Schreier and G.C Temes, Understanding Delta Sigma Data Converters, Piscataway, NJ: JEEE Press/Wiley, 2005. Appendinc.
5. J. Stecusgard, “Noise sources in switched capacitor delta sigma modulators”, in Lecture Notes for “Practical Approach to Delta Sigma Design, Lansanne, Switzerland, Jan. 21-25, 2004 [online]
a. Available http://www.steensgaard.org/jesper/publications.htm#DSM_NOISE_2004.06.23
6. W.K. and G.C Terms, “Offset-compensated switched-capacitor integrators”, in Proc. IEEE Int. Symp. Circuits ans systems. May 1990, PP- 2829-2832.
7. A. Heck, Introduction to Maple NewYork, SpeingerVerlag, 2003.
8. K. Kundert Simulating switched capacitor Iters with spectre RF [online]. Aailable : http://www.designers-guide.com/Analysis//sc-Iters.pdf
9. L. Toth, I. Yusim and K. Suyama, “Noise analysis of ideal switched capacitor networks.”
i. IEEE Trans Circuitssyst.I, Fundam. Theory Appl. Vol. 46, no. 3, pp.xx-xx, Man 1999
ii. ARTICLE: - Realization of switched capacitor networks & study of their performance advantage by A.K. Thakur (bulletin of pure & applied sciences, New Delhi)